The paper discusses a CMOS operational amplifier at ± 3 V supply, with rail-to-rail 
Introduction
The operational amplifier (op-amp) is an integral part of numerous electronic circuits, with the most common commercial op-amp being LM741C from National Semiconductor. Op-amp 741C [1] , [2] is a bipolar junction transistor (BJT) based circuit, operating at ± 15 V.
The advantage of BJT over CMOS transistors is low offset, high gain-bandwidth product, and high voltage and current driving capability. CMOS transistors have an edge over BJT with respect to very high input impedance, low leakage currents, and high speed.
The aim of this investigation was to capitalize on the advantages of CMOS transistors and to better the performance characteristics of existing op-amp designs.
This paper discusses the design and simulation of a CMOS based op-amp operating at ± 3 V, with rail-torail output and characteristics competitive with that of 741C.
Design of the Op-Amp
The proposed op-amp is illustrated in Fig. 1 [3] . This op-amp is of 2-stages and has single-ended output.
The first stage comprises of a differential amplifier, which is biased by multiple current mirror stages. The latter stage is a common-source amplifier. All transistor lengths were kept at 1.7 μm. 
Design of the current mirror
The current mirror was designed to supply a reference current of 25 μA to the differential amplifier stage.
The left branch (Fig. 2) has a net voltage of 3 V across it. The resistor R is designed such that a drop of 1 V occurs across it, with the remaining 2 V across transistor M 9 , to keep it in the active (saturation) region. M 10 is sized the same as M 9 to produce the same current in that branch. With identical design for a 2 V drop across M 8 , and with K P = 8 μA/V 2 for PMOS, its width is obtained. M 5 is sized the same as M 8 to supply 25 μA reference current to the differential amplifier. The current mirror was designed to supply a reference current of 25 μA to the differential amplifier stage.
The left branch (Fig. 2) has a net voltage of 3 V across it. The resistor R is designed such that a drop of 1 V occurs across it, with the remaining 2 V across transistor M 9 , to keep it in the active (saturation) region.
M 10 is sized the same as M 9 to produce the same current in that branch. With identical design for a 2 V drop across M 8 , and with K P = 8 μA/V 2 for PMOS, its width is obtained. M 5 is sized the same as M 8 to supply 25 μA reference current to the differential amplifier.
Design of the differential amplifier
Transistors M 1 -M 4 ( Fig. 1) comprise the differential amplifier, with M 1 -M 2 the differential pair and M 3 -M 4 are active load (using a NMOS current mirror).
To keep M 3 -M 4 saturated, their widths are designed to have a drop of 2 V, or slightly more, with respect to the current flowing through them. The current through M 3 and M 4 is half the reference current fed to the differential amplifier.
The differential pair M 1 -M 2 is sized so as to provide high gain. Gain is proportional to the product of g m1 and g m2 , which are in turn proportional to the transistor widths. W 1 and W 2 can be chosen to give a desired gain corresponding to the application. In this case, the widths were chosen to give high open-loop gain.
Design of the second stage
The second stage comprises of a common-source amplifier with active load and a compensation capacitor. The compensation capacitor (chosen as 250 fF) is used to stabilize the output of the op-amp, preventing oscillations, by contributing a dominant pole.
The sizing of the PMOS and NMOS of the output amplifier controls the output swing of the circuit, and the amount of power consumed by the circuit.
A trade-off has to be made between power consumption and output voltage swing. It must be noted that the bigger the transistor widths better the swing, while smaller widths result in lower power consumption. The aim was to design a rail-to-rail opamp; this was given priority over power, and sizing chosen to give maximum swing at minimum possible power.
Design considerations
The following were kept in mind during the design of every transistor: 1) Effective lengths were used in design equations
for the transistor the output swing, CMRR, PSRR, and voltage gain are improved and the offset voltage is reduced The output was terminated by a 500 fF load capacitance.
Simulation Results
Simulation of the op-amp was performed using Cadence Analog Spectre, with SPICE Level 3 models. All Level 3 transistors used were 4-terminal devices, with bulk terminals shorted to the source terminals.
Open-loop analysis
The performance of the op-amp in the open-loop mode was simulated. To evaluate the Open-Loop Gain a 1 μV signal was given with opposite polarity at both inputs, and the output was studied for a net 2 μV input.
The open-loop gain (Fig. 3 ) was measured at close to zero-frequency (in this case at 1 Hz), this is termed as the DC Gain, it can be observed that it is: To evaluate the Common-Mode Rejection Ratio (CMRR), the differential-mode gain and the commonmode gain were found to be 154.5 dB and −158.8 dB respectively, resulting in a CMRR of 313.3 dB.
For the supply of ±3 V, the Offset Voltage (V OS ) was found to be 580.2 nV. To determine the Power Supply Rejection Ratio (PSRR), also termed as Supply Voltage Rejection Ratio (SVRR), the supply voltage was set at ±2 V, and the offset voltage was found to be 3.67 μV. This gives a PSRR of 323645.543 V/V, equivalent to 110.201 dB.
Closed-loop analysis
The performance of the op-amp in the closed-loop mode was tested as both a non-inverting and an inverting amplifier. In both cases, the Output Voltage Swing was found to be from -2.85 V to +2.93 V.
In the voltage follower configuration, the Slew Rate and rise and fall times for a square wave input were measured.
For Slew Rate measurement, a high-frequency square wave was given as the input. The frequency was chosen close to the closed-loop cut-off frequency (described later). At higher frequencies, the operational amplifier's switching limitations result in the input high-frequency square wave becoming a triangular wave. The slope of the triangular wave is an indication of the rate at which the output voltage can change with time. The slew rate was found to be 49.24 V/μs. With the load capacitance of 500 fF, a 200 mV square wave input (estimation value in data sheet) results in an overshoot of 7.8 mV, equivalent to 3.9%. The rise and fall times of the resulting output were measured as 5.88 ns and 5.59 ns respectively.
The Closed-Loop Frequency Response (Fig. 4) was measured using the non-inverting amplifier configuration, for an input of 1.5 V. The amplifier was designed for a gain of 2. The resulting output voltage was 9.55 dB (3 V). At 6.55 dB, which is 3 dB below the output voltage, and corresponds to the −3 dB point of the gain response, the cut-off frequency of the operational amplifier was found to be 45.31 MHz. The response had a characteristic roll-off of −20 dB/decade. Table 1 compares the performance and characteristics of 741C and certain other op-amps with our design. Table 2 illustrates the effect the bias current has on the circuit performance. It can be particularly observed that a reduction in power results in an improvement in rejection ratio parameters and a degradation of most other parameters. 
Comparison of Simulation Results with Characteristics of 741C and other OpAmps

Effect of Bias Current on Performance
Conclusions
The proposed operational amplifier with a supply of ± 3 V was found to have a rail-to-rail swing, and had characteristics competitive with, and in some cases better than, 741C from National Semiconductor. Almost complete rail-to-rail swing was achieved at the expense of power consumption; this choice can be made with respect to the application. The circuit shows very good open-loop performance, and high operating speed in comparison to 741C. In order to improve power consumption, bias current was reduced, but was found to degrade most performance parameters including rail-to-rail swing.
Most op-amps comprise various stages like the differential pairs, amplifiers, level shifters, and output buffers. This proposed design has very few components in comparison, and would be economical with regard to die area and transistors required, while still providing competitive characteristics for most general purpose applications.
